8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89130/130A Series

MB89131/P131/133A/P133A/135A/P135A/PV130A

■ OUTLINE

The MB89130/130A series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, an A/D converter, and external interrupts. The MB89130A series also include a remote control transmitting output and wake-up interrupt function.


*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- F2MC-8L family CPU core
- Low-voltage operation (when an A/D converter is not used)
- Low current consumption (applicable to the dual-clock system)
- Minimum execution time: 0.95 µs at 4.2 MHz
- · 21-bit timebase timer
- I/O ports: max. 36 ports
- External interrupt 1: 3 channels
- External interrupt 2 (wake-up function): 8 channels (only for the MB89130A series)
- 8-bit serial I/O: 1 channel

(Continued)

■ PACKAGE



(Continued)

- 8/16-bit timer/counter: 1 channel8-bit A/D converter: 4 channels
- Remote control transmitting frequency generator (for the MB89130A series only)
- Low-power consumption modes (stop, sleep, and watch mode)
- QFP-48 package
- CMOS technology

■ PRODUCT LINEUP

Part number	MB89131	MB89133A	MB89135A	MB89P133A	MB89P131	
Classification		ss-produced product		One-time PROM products		
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	4 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	
RAM size	128 × 8 bits		256 × 8 bits		128 × 8 bits	
CPU functions	Instruction b Instruction le Data bit lene Minimum ex	ength:	oytes 6 bits s at 4.2 MHz s at 4.2 MHz			
Ports	Output ports Output ports I/O ports (C		lso serve as peripherals.) orts also serve as peripherals. For 30A, 16 ports also serve as.)			
8/16-bit timer/ counter	3	3-bit timer/counter	× 2 channels or a	16-bit event counte	r	
8-bit serial I/O		LS	8 bits B/MSB first selecta	able		
8-bit A/D converter	8-bit resolution × 4 channels A/D conversion mode (minimum conversion time: 42 μs at 4.2 MHz) Sense mode (minimum conversion time: 11.4 μs at 4.2 MHz) Capable of continuous activation by an internal timer Reference voltage input					
External interrupt 1	3 independent channels (edge selection, interrupt vector, source flag) Rising/falling both edges selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode					
External interrupt 2 (wake-up function)	_	_				
Remote control transmitting generator	_	(Pulse width a	1 channel and cycle selectabl	le by program)	_	

To Top / Lineup / Index MB89130/130A Series

Part number	MB89131	MB89133A	MB89135A	MB89P133A	MB89P131		
Standby mode		Sleep, stop, and clock mode					
Process		CMOS					
Operating voltage*		2.2 to 4.0 V (with the dual-clock option) 2.2 to 6.0 V (with the single-clock option) 2.7 V to 6.0 V					

^{*:} Varies with conditions such as the operating frequency. (See "■ Electrical Characteristics.")

(Continued)		T			
Part number	MB89P135	MB89PV130A			
Item	2001 100	111201 1 10071			
Classification	One-time PROM products	Piggyback/evaluation product			
ROM size	16 K \times 8 bits (internal PROM, to be programmed with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)			
RAM size	512 × 8 bits	1 K × 8 bits			
CPU functions	The number of instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time: Minimum interrupt processing time:	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.95 μs at 4.2 MHz 8.57 μs at 4.2 MHz			
Ports	Output ports (N-ch open-drain ports): Output ports (CMOS): I/O ports (CMOS): Total:	4 (All also serve as peripherals.) 8 24 (8 ports also serve as peripherals. For MB89130A, 16 ports also serve as peripherals.) 36			
8/16-bit timer/ counter	8-bit timer/counter × 2 channels or a 16-bit event counter				
8-bit serial I/O	8 bits LSB/MSB first selectable				
8-bit A/D converter	A/D conversion mode (minimum o Sense mode (minimum conver Capable of continuous act	n \times 4 channels conversion time: 42 μs at 4.2 MHz) rsion time: 11.4 μs at 4.2 MHz) tivation by an internal timer roltage input			
External interrupt 1	Rising/falling both	e edge, interrupt vector, source flag) n edges selectable de. (Edge detection is also permitted in the stop de.)			
External interrupt 2 (wake-up function)	8 channels (only f	for level detection)			
Remote control transmitting frequency generator	1 channel (Pulse width and cycle selectable by program)				
Standby mode	Sleep, stop, a	nd clock mode			
Process	CM	IOS			
Operating voltage*	2.7 V to 6.0 V	2.7 V to 6.0 V			
EPROM for use	_	MBM27C256A-20TVM			

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89131	MB89133A MB89135A		MB89P133A	MB89P131
FPT-48P-M13	0	0	0	0	0
MQP-48C-P01	×	×	×	×	×

Package	MB89P135A	MB89PV130A	
FPT-48P-M13	0	×	
MQP-48C-P01	×	0	

 \bigcirc : Available, \times : Not available

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) products, verify its differences from the product that will actually be used. Take particular care on the following points:

- The number of register banks available is different among the MB89131, MB89133A/135A and MB89P135A/ PV130A.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

• When operated at low speed, the product with an OTPROM will consume more current than the product with a mask ROM.

However, the same is current consumption in sleep/stop modes. (For more information, see "■ Electrical Characteristics.")

 In the case of the MB89PV130A, added is the current consumed by the EPROM which is connected to the top socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary with product.


Before using options, check "■ Mask Options."

Take particular care on the following point:

- P40 to P43 must be set to no pull-up resistor when an A/D converter is used.
- For MB89P135A, pull-up resistor option cannot be set for P40 to P43.
- Each option is fixed on the MB89PV130A.

■ PIN ASSIGNMENT





• Pin assignment on package top

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
49	V _{PP}	57	N.C.	65	O4	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	01	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	А3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Function
5	X0	Α	Main clock crystal oscillator pins (max. 4.2 MHz)
6	X1		
8	X0A	В	Subclock crystal oscillator pins (32.768 kHz)
9	X1A		
3	MOD0	С	Operation mode selecting pins
4	MOD1		Connect directly to Vss.
2	RST	D	Reset I/O pin This pin is of N-ch open-drain output type with pull-up resistor, and a hysteresis input type. The internal circuit is initialized by the input of "L". "L" is output from this pin by an internal reset source as a option.
34 to 27	P00 (INT20) to P07 (INT27)	I	General-purpose I/O ports On the MB89130A series, these ports also serve as an external interrupt input. External interrupt inputs are of hysteresis input type.
26 to 20, 18	P10 to P17	E	General-purpose I/O ports
17 to 10	P20 to P27	G	General-purpose output ports
42	P30/SCK	F	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. This port is of hysteresis input type.
41	P31/SO	F	General-purpose I/O port Also serves as a 8-bit serial I/O data output. This port is of hysteresis input type.
40	P32/SI	F	General-purpose I/O port Also serves as a 8-bit serial I/O data input. This port is of hysteresis input type.
39	P33/EC/SCO	F	General-purpose I/O port Also serves as the external clock input for the 8-bit timer/counter. This port is of hysteresis input type. The system clock output is provided as an option.
38	P34/TO/INT0	F	General-purpose I/O port Also serve as the overflow output for the 8-bit timer/counter and an external interrupt input. This port is of hysteresis input type.
37, 36	P35/INT1, P36/INT2	F	General-purpose I/O ports Also serves as an external interrupt input. These ports are of hysteresis input type.

To Top / Lineup / Index MB89130/130A Series

Pin no.	Pin name	Circuit type	Function
35	P37/BZ/(RCO)	F	General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type. On the MB89130A series, this port also serves as a remote control output.
48 to 45	P40/AN0 to P43/AN3	Н	N-ch open-drain output ports Also serve as an analog input for the A/D converter.
7	Vcc	_	Power supply pin
19	Vss	_	Power supply (GND) pin
1	AVcc	_	A/D converter power supply pin Use this pin at the same voltage as Vcc.
44	AVR	_	A/D converter reference voltage input pin
43	AVss	_	A/D converter power supply pin Use this pin at the same voltage as Vss.

• External EPROM pins (MB89PV130A only)

Pin no.	Pin name	I/O	Function
49	V _{PP}	0	"H" level output pin
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
61 62 63	O1 O2 O3	l	Data input pins
64	Vss	0	Power supply (GND) pin
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
71	A10	0	Address output pin
73	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins
80	Vcc	0	EPROM power supply pin
56 57 72 74	N.C.	_	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X0 X0 X0 X0 X0 X1 X0 X1	Crystal or ceramic oscillation type (main clock) Circuit for the MB89P133A/P131/P135A/PV130A External clock input selecting versions of MB89131/ 133A/135A Oscillation feedback resistor of approximately 1 MΩ/5 V
	X0 X0 Standby control signal	 Crystal or ceramic oscillation type (main clock) Crystal or ceramic oscillation selecting versions of MB89131/133A/135A Oscillation feedback resistor of approximately 1 MΩ/5 V
В	X1A X0A X0A Standby control signal	Crystal and ceramic oscillation type (subclock) Circuit for the MB89131/133A/135A Oscillation feedback resistor of approximately 4.5 MΩ/5 V
	X1A X0A X0A Standby control signal	Crystal and ceramic oscillation type (subclock) Circuit for the MB89P131/P133A/P135A/PV130A Oscillation feedback resistor of approximately 4.5 MΩ/5 V
С		
D	R P-ch N-ch	 Output pull-up resistor (P-ch) of approximately 50 kΩ/5 V Hysteresis input

Туре	Circuit	Remarks
Е	R P-ch N-ch	CMOS output CMOS input Pull-up resistor optional
F	R P-ch	CMOS output Hysteresis input
G	P-ch N-ch	Pull-up resistor optional CMOS output
Н	R P-ch P-ch N-ch Analog input	 N-ch open-drain output Analog input Pull-up resistor optional
I	P-ch N-ch N-ch Interrupt input Only for MB89130A series	CMOS output CMOS input The interrupt input is a hysteresis input (available only for the MB89130A series). Pull-up resistor optional

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V_{CC} power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P131


The MB89P131 is an OTPROM version of the MB89131.

1. Features

- · 4-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P131 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000_H to 7FFF_H (note that addresses F000_H to FFFF_H while operating as a single chip correspond to 7000_H to 7FFF_H in EPROM mode).
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P133A


The MB89P133A is an OTPROM version of the MP89133A.

1. Features

- 8-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P133A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

· Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 6000_H to 7FFF_H (note that addresses E000_H to FFFF_H while operating as a single chip correspond to 6000_H to 7FFF_H in EPROM mode).
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P135A


The MB89P135A is an OTPROM version of the MB89133A/135A.

1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P135A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000_H to 7FFF_H (note that addresses C000_H to FFFF_H while operating as a single chip correspond to 4000_H to 7FFF_H in EPROM mode).
- (3) Load option data into the EPROM programmer at 3FF0H to 3FF6H.
- (4) Program with the EPROM programmer.

4. Setting OTPROM Options (MB89P135A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map


Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2550	Vacancy	Vacancy	Vacancy	Clock mode selection	Reset pin output	Power-on reset	Oscilla stabilizat	ation ion time
3FF0⊦	Readable and writable	Readable and writable	Readable and writable	1: Single clock 0: Dual clock	1: Yes 0: No	1: Yes 0: No	00: 2 ⁴ /Fсн 01: 2 ¹² /Fсн	10 : 2 ¹⁶ /Fсн 11: 2 ¹⁸ /Fсн
3FF1н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
	0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
3FF2н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
	0: Yes	0: Yes	0: No	0: No	0: No	0: No	0: No	0: No
3FF3н	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
	0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
3FF4н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and
	writable	writable	writable	writable	writable	writable	writable	writable
3FF5н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and
	writable	writable	writable	writable	writable	writable	writable	writable
3FF6н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and	Readable and
	writable	writable	writable	writable	writable	writable	writable	writable

Note: Each bit is set to '1' as the initialized value, therefore the pull-up option is selected.

■ HANDLING THE MB89P131/P133A/P135A

1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.



2. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

3. EPROM Programmer Socket Adapter

Dort no	Package Compatible socket adapter Sun Hayato Co., Ltd.		Recommended programmer manufacturer and programmer name			
Part no. Package Sun Hayato	Sun Hayato Co., Ltd.	Minato Electronics Inc.				
			1890A			
MB89P131PF	QFP-48	ROM-48QF2-28DP-8L	Recommended			
MB89P133APFM	QI F-40	NOW-40QI Z-20DF-0L	_			

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

Minato Electronics Inc.: TEL: USA (1)-916-348-6066

JAPAN (81)-45-591-5611

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below:


Package	Socket adapter part number
LCC-32(Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403

FAX (81)-3-5396-9106

3. Memory Space


Memory space in each mode, such as 32-Kbyte PROM is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89130/130A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89130/130A series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions.

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which is used for arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit pointer for indicating a stack area

Program status (PS): A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l l	†
1	0	2	
1	1	3	Low


- N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.
- Z-flag: Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.

Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit resister for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89131/P131 and a total of 16 banks can be used on the MB89133A/P133A/135A and a total of 32 banks can be used on the MB89P135A/PV130A. The bank currently in use is indicated by the register bank pointer (RP).



To Top / Lineup / Index MB89130/130A Series

■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
ОАн	(R/W)	TBTC	Timebase timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0Fн	(R/W)	BZCR	Buzzer register
10н			Vacancy
11н			Vacancy
12н	(R/W)	SCGC	Peripheral control clock register
13н			Vacancy
14н	(R/W)	RCR1	Remote control transmitting control register 1*
15н	(R/W)	RCR2	Remote control transmitting control register 2*
16н			Vacancy
17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен			Vacancy
1 Fн			Vacancy

(Continued)

Address	Read/write	Register name	Register description
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/W)	ADCD	A/D converter data register
23н	(R/W)	EIC1	External interrupt 1 control register 1
24н	(R/W)	EIC2	External interrupt 1 control register 2
25н			Vacancy
26н to 31н			Vacancy
32н	(R/W)	EIE2	External interrupt 2 enable register*
33н	(R/W)	EIF2	External interrupt 2 flag register*
34н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7 Fн			Vacancy

^{*:} Only for the MB89130A series

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Davamatav	Value		11:4:4	Domonico	
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 7.2	V	*
	AVR	Vss - 0.3	Vss + 7.2	V	AVR must not exceed Vcc + 0.3 V
Program voltage	V _{PP}	Vss - 0.6	Vss +13.0	V	Only for the MB89P131/P133A/P135A
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current	loL	_	10	mA	
"L" level average output current	IOLAV	_	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	20	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-10	mA	
"H" level average output current	Іонач	_	-2	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣΙοн	_	-30	mA	
"H" level total average output current	Σ lohav	_	-10	mA	Average value (operating current × operating rate)
Power consumption	Po	_	200	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	- 55	+150	°C	

^{*:} Use AVcc and Vcc set to the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks	
Farameter	Symbol	Min.	Max.	Offic	Remarks	
		2.2*	6.0*	V	Normal operation assurance range* MB89131/133A/135A	
Power supply voltage	Vcc AVcc	2.7*	6.0*	V	Normal operation assurance range* MB89P131/P133A/135A/PV130A	
		1.5	6.0	V	Retains the RAM state in the stop mode	
	AVR	2.0	AVcc	V		
Operating temperature	TA	-40	+85	°C		

^{*:} These values vary with the operating frequencies and the analog assurance range. See Figure 1 and 2, and "5. A/D Converter Electrical Characteristics."






Figure 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

 $(AVcc = Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Donometer	Cumhal	Dia		0 - 100 - 10	Value	00 - 100 - 0		$A = -40^{\circ}C \text{ to } +85^{\circ}C)$
Parameter	arameter Symbol I	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vін	P00 to P07, P10 to P17		0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	RST, P30 to P37, INT20 to INT27		0.8 Vcc	_	Vcc + 3.0	V	INT20 to INT27 are available only for the MB89130A series.
	VIL	P00 to P07, P10 to P17		Vss - 0.3	_	0.3 Vcc	V	
"L" level input voltage	VILS	RST, P30 to P37 INT20 to INT27		Vss - 0.3	_	0.2 Vcc	V	INT20 to INT27 are available only for the MB89130A series.
Open-drain output pin applied voltage	VD	P40 to P43		Vcc - 0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37	Iон = −2.0 mA	2.4	_	_	V	
"L" level output voltage	VoL	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	IoL = 1.8 mA	_	_	0.4	V	
	V _{OL2}	RST	IoL = 4.0 mA	_	_	0.6	V	
Input leakage current (Hi-z output leakage current)	ILI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, MOD0, MOD1	0.0 V < Vı < Vcc	_	_	±5	μΑ	Without pull-up resistor
Pull-up resistance	RPULL	P00 to P07, P10 to P17, P30 to P37, P40 to P43, RST	Vı = 0.0 V	25	50	100	kΩ	

(Continued)

 $(AVcc = Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

				- 100 - 1	Value	0 - 100 - 0		$A = -40^{\circ}C$ to $+85^{\circ}C$
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		F _{CH} = 4.00 MHz V _{CC} = 5.0 V	_	4	7	mA	MB89131/ 133A/135A
	ICC1		$t_{inst}^{*2} = 1.0 \mu s$	_	6	10	mA	MB89P131/ P133A/P135A
	Iccs ₁		$F_{\text{CH}} = 4.00 \text{ MHz}$ $V_{\text{CC}} = 5.0 \text{ V}$ $t_{\text{inst}^{+2}} = 1.0 \mu\text{s}$ $Main \ clock \ sleep$ $mode$	_	2	5	mA	
	Iccl		FcL = 32.768 kHz Vcc = 3.0 V	_	50	100	μА	MB89131/ 133A/135A
	ICCL		Subclock mode	_	1	3	mA	MB89P131/ P133A/P135A
Power supply current ¹	IccLs	Vcc (External clock operation)	FcL = 32.768 kHz Vcc = 3.0 V Subclock sleep mode	_	25	50	μА	
	Ісст		FcL = 32.768 kHz Vcc = 3.0 V • Watch mode • Main clock stop mode in dual-clock system	_	_	15	μА	
	Іссн		T _A = +25°C • Subclock stop mode • Main clock stop mode in single-clock system	_	_	1	μА	
	IA	AVcc	Fch = 4 MHz, when A/D conversion is operating	_	1	3	mA	
	Іан	AVcc	Fch = 4 MHz, TA = +25°C, when A/D conversion is not operating	_	_	1	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz	_	10		pF	

^{*1:} The power supply current is measured at the external clock.

^{*2:} For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."


4. AC Characteristics

(1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Valu	ne	Unit	Remarks
Farameter	Syllibol	Condition	Min.	Max.	Oilit	Remarks
RST "L" pulse width	t zlzh	_	48 thcyL*	_	ns	

^{*:} they is the oscillation cycle (1/Fch) to input to the X0 pin.



(2) Power-on Reset


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition Val		lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min.	Max.	Oiiit	Iveillaiks	
Power supply rising time	t R		_	50	ms	Power-on reset function only	
Power supply cut-off time	t off		1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the oscillation stabilization time selected.

For example, when the main clock is operating at 3 MHz (FcH) and the oscillation stabilization time selecting option has been set to 2¹²/FcH, the oscillation stabilization time is 1.4 ms. Therefore, the maximum value of power supply rising time is about 1.4 ms.

Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




To Top / Lineup / Index MB89130/130A Series

(3) Clock Timing


 $(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks	
raiailletei	Syllibol	FIII	Min.	Тур.	Max.	Oiii		
Input clock frequency	Fcн	X0, X1	1	_	4.2	MHz	Main clock	
input clock frequency	FcL	X0A, X1A	_	32.768	_	kHz	Subclock	
Ola ali aviala tima	t HCYL	X0, X1	238	_	1000	ns	Main clock	
Clock cycle time	tLCYL	X0A, X1A	_	30.5	_	μs	Subclock	
Input clock pulse width	P _{WH1} P _{WL1}	X0	30	_	_	ns	External clock	
Input clock rising/falling time	tcr1 tcr1	X0	_	_	24	ns	External clock	


• X0 and X1 Timing and Conditions of Applied Voltage




• Main Clock Conditions




When an external clock is used




X0A and X1A Timing and Conditions of Applied Voltage



• Subclock Conditions








(4) Instruction Cycle

Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (minimum execution time)	t inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/Fcн)t _{inst} = 1.0 μs when operating at Fcн = 4 MHz
		2/FcL	μs	t _{inst} = 61.036 μs when operating at FcL = 32.768 kHz

To Top / Lineup / Index MB89130/130A Series

(5) Recommended Resonator Manufacturers

• Sample Application of Piezoelectric Resonator (FAR Family) for Main Clock Oscillation Circuit




*1: Fujitsu Acoustic Resonator

FAR part number (built-in capacitor type)	Frequency (MHz)	Dumping resistor	Initial deviation of FAR frequency (T _A = +25°C)	Temperature characteristics of FAR frequency (T _A = -20°C to +60°C)	Loading capacitors*2	
FAR-C4CC-02000-L00	2.00	1000 Ω	±0.5%	±0.5%		
		510 Ω	±0.5%	±0.5%		
FAR-C4□C-02000-□20		_	±0.5%	±0.5%		
FAR-C4□A-03000-□20	3.00	3.00 1 KΩ ±0.5% ±0.5%		±0.5%		
FAR-C4□A-04000-□01	4.00	750 Ω	±0.5%	±0.5%	Built-in	
FAR-C4□A-04000-□21			±0.5%	±0.5%		
FAR-C4CB-04000-M00		_	±0.5%	±0.5%		
FAR-C4□B-04000-□00		_	±0.5%	±0.5%		
FAR-C4□B-04194-□00	4.194	_	±0.5%	±0.5%		

Inquiry: FUJITSU LIMITED

• Sample Application of Ceramic Resonator for Main Clock Oscillation Circuit



• Mask ROM products

Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
Kyocera Corporation	KBR-4.0MKS	4.00	33	33	Not required
Matsushita Electronic Components Co,. Ltd.	EFOV4004B	4.00	33 (Built-in)	33 (Built-in)	1.5 kΩ
Murata Mfg. Co., Ltd.	CSBF1000J	1.00	100	100	6.8 kΩ
	CSA4.00MG		30	30	Not required
	CST4.00MGW		Built-in	Built-in	Not required
	CSA4.00MGU		30	30	Not required
	CST4.00MGWU	4.00	Built-in	Built-in	Not required
	CSA4.00MGU040	4.00	100	100	Not required
	CST4.00MGWU040		Built-in	Built-in	Not required
	CSTCS4.00MG		Built-in	Built-in	Not required
	CSTCS4.00MGWOC5		Built-in	Built-in	Not required
TDK Corporation	CCR4.0MC3	4.00	Built-in	Built-in	Not required

(Continued)

• One-time PROM products

Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
	CSA3.00MG040	3.00	100	100	Not required
	CST3.00MGW040	3.00	Built-in	Built-in	Not required
	CSA4.00MG		30	30	Not required
Murata Mfg. Co., Ltd.	CSA4.00MGU		30	30	Not required
iviurata iviig. Co., Ltd.	CST4.00MGWU	4.00	Built-in	Built-in	Not required
	CSA4.00MGU040	4.00	100	100	Not required
	CST4.00MGWU040		Built-in	Built-in	Not required
	CSTCS4.00MG		Built-in	Built-in	Not required

Inquiry: Kyocera Corporation

AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

AVX Limited

European Sales Headquarters: TEL 44-1252-770000

• AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303 Matsushita Electronic Components Co., Ltd.

• North America

Panasonic Industrial Co.: TEL 1-201-348-7000

Canada

Matsushita Electric of Canada Ltd.: TEL 905-238-2436

• Europe

Panasonic Industrial Europe (Continental): TEL 49-40-8549-2048 Panasonic Industrial Europe (Nlederlassung Munchen): TEL 49-89-4800-7150

Asia

Panasonic Industry of Asia, Company: TEL 65-299-8400

Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

TDK Corporation

• TDK Corporation of America


Chicago Regional Office: TEL 1-708-803-6100

• TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450

- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hongkong Co., Ltd.: TEL 852-736-2238
- Korea Branch, TDK Corporation: TEL 82-2-554-6633

• Sample Application of Crystal Resonator for Subclock Oscillation Circuit



• Mask ROM products

Resonator manufacturer*	Resonator	Frequency (kHz)	C1 (pF)	C2 (pF)	Rd (k Ω)
SII	DS-VT-200	32.768	24	24	680

Inquiry: SII

Seiko Instruments Inc. (Japan): TEL 81-43-211-1219
Seiko Instruments U.S.A. Inc.: TEL 310-517-7770


Seiko Instruments 0.5.A. Inc., TEL 310-317-7770
 Seiko Instruments GmbH: TEL 49-6102-297-122

(6) Serial I/O Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%. \text{ AVss} = \text{Vss} = 0.0 \text{ V}. \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Max.	Offic	
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift	-200	200	ns	
Valid SI \rightarrow SCK $↑$	tıvsн	SI, SCK	SCK clock mode		_	ns	
$SCK \uparrow \to valid \; SI \; hold \; time$	t sнıx	SCK, SI		200	_	ns	
Serial clock "H" pulse width	t shsl	SCK		1 tinst*	_	μs	
Serial clock "L" pulse width	t slsh	SCK		1 tinst*	_	μs	
$SCK \downarrow \to SO time$	tslov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI → SCK \uparrow	t ivsH	SI, SCK		200	_	ns	
$SCK \uparrow \to valid \; SI \; hold \; time$	t shix	SCK, SI		200	_	ns	

^{*:} For information on tinst, see "(4) Instruction Cycle."




(7) Peripheral Input Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol Pin Condition		Val	ue	Unit	Remarks		
r al allietei	Syllibol	FIII	Condition	Min.	Max.	Oilit	I/Gillal K2	
Peripheral input "H" level pulse width 1	t _{ILIH1}	EC,		2 tinst*	_	μs		
Peripheral input "L" level pulse width 1	t _{IHIL1}	INT0 to INT2	_	2 tinst*	_	μs		

^{*:} For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +3.5 \text{ V to } +6.0 \text{ V}, FcH = 3 \text{ MHz}, AVss = Vss = 0.0 \text{ V}, TA = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Sumbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Ullit	Remarks
Resolution			AVR = AVcc = 5.0 V	_	_	8	bit	
Total error				_	_	±1.5	LSB	
Linearity error	_		-	_	_	±1.0	LSB	
Differential linearity error				_	_	±0.9	LSB	
Zero transition voltage	Vот			AVss – 1.0 LSB	AVss + 0.5 LSB	AVss + 2.0 LSB	mV	1LSB =
Full-scale transition voltage	VFST	-		AVR – 3.0 LSB	AVR –1.5 LSB	AVR	mV	AVR/256
Interchannel disparity				_	_	0.5	LSB	
A/D mode conversion time	_			_	44 t inst*	_	μs	
Sense mode conversion time				_	12 tinst*	_	μs	
Analog port input current	IAIN	ANO to AN3	_	_	_	10	μΑ	
Analog input voltage	_			0.0	_	AVR	V	
Reference voltage	_			2.0	_	AVcc	V	
Reference voltage	I _R	AVR	AVR = AVcc = 5.0 V, when A/D conversion is operating	_	100	300	μΑ	
supply current	IRH		AVR = AVcc = 5.0 V, when A/D conversion is not operating	_	_	1	μΑ	

^{*:} For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter.

When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

• Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics

• Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit: LSB)

The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The A/D converter used for the MB89130/130A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 $k\Omega$).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. $0.1 \mu F$ for the analog input pin.




Error


The smaller the | AVR – AVss |, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(5) Pull-up Resistance



(2) "H" Level Output Voltage




(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



(6) Power Supply Current (External Clock)

3.5

4.5



20 0

2

3.5

4.5 5

6.5

Vcc (V)


(Continued)

6.5

AVR (V)

5.5

(Continued)



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- · Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents at address 'x' is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents at address 'x' is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: The number of instructions

#: The number of bytes

Operation: Operation of an instruction

TL, TH, AH: A changed content of the TL, TH and AH when instruction is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH preceding the instruction executed.

• 00 becomes 00.

N, Z, V, C: Flags of the condition code register. If + is written in this column, the relevant instruction

will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F \leftarrow This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	- <u>-</u> -	•••	_	NEVO	45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_				46
MOV @1X +011,A	4	3	$((i\lambda) + 0ii) \leftarrow (A)$ $(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1		_	_	_		47
	3	l	$((EP)) \leftarrow (A)$	_	_	_		
MOV Ri,A		1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A @IV "	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dΗ	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dΗ	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX)) + off),$	AL	AH	dΗ	++	C6
·			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dΗ	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1$	AL	AH	dΗ	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dΗ	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	(SP) ← (A)	_	_	_		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$(A) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dH		70
MOVW PS,A	2	i	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$			AL		10
SETB dir: b	4	2	$(dir): b \leftarrow 1$					A8 to AF
CLRB dir: b	4	2	(dir) : $b \leftarrow 1$ (dir) : $b \leftarrow 0$	_		_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_			42
XCHW A,T	3		$(AL) \leftrightarrow (TL)$ $(A) \leftrightarrow (T)$	AL	AH	dH	== 	43
XCHW A,T	3	1		ΛL		dH		43 F7
	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7 F6
XCHW A,IX XCHW A,SP	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		
	2	1	$(A) \leftrightarrow (SP)$	_	_			F5
MOVW A,PC		1	(A) ← (PC)		_	dH		F0

Notes: \bullet During byte transfer to A, T \leftarrow A is restricted to low bytes.

• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_		++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir SUBC A,@IX +off	3 4	2 2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
1	3	ı	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A, @EP	3	1 1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	dH	++++	37 33
SUBCW A SUBC A	2	1	$(A) \leftarrow (T) - (A) - C$	_	_	αп	++++	33 32
INC Ri	4	1	$(AL) \leftarrow (TL) - (AL) - C$ $(Ri) \leftarrow (Ri) + 1$	_	_	_	++++	C8 to CF
INCW EP	3	1	$(RI) \leftarrow (RI) + I$ $(EP) \leftarrow (EP) + 1$	_	_	_	+++-	C8 10 CF
INCW IX	3		$(IX) \leftarrow (IX) + 1$	_		_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$ $(A) \leftarrow (A) + 1$	_	_	dH		C0
DEC Ri	4		$(Ri) \leftarrow (Ri) + 1$ $(Ri) \leftarrow (Ri) - 1$	_		ui i	+++-	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_				D0 10 D1
DECW IX	3	i	$(IX) \leftarrow (IX) - 1$	_	_	_		D3
DECW A	3		$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19		$(A) \leftarrow (A) \cdot (A) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (AL) \wedge ($	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \wedge (T)$	_	_	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1	\rightarrow C \rightarrow A \rightarrow	_	_	_	++-+	03
ROLC A	2	1		_	_	_	++-+	02
0.45 4 # 10			(A) 40					
CMP A,#d8	2	2	(A) – d8	-	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	-	_	_	++++	15
CMP A,@EP	3	1	(A) - ((EP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) – ((IX) +off) (A) – (Ri)	_	_	_	++++	16
CMP A,Ri	3	1	Decimal adjust for addition	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition Decimal adjust for subtraction	_	_	_	++++	84
DAS	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \lor (TL)$ $(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	52 54
XOR A,#d8	2	2 2	$(A) \leftarrow (AL) \lor dS$ $(A) \leftarrow (AL) \lor (dir)$	_	_	_	++R- ++R-	54 55
XOR A,dir	3	1	$(A) \leftarrow (AL) \lor (BP)$	_	_	_	++R- ++R-	55 57
XOR A,@EP XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((LI))$ $(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	++R- ++R-	57 56
XOR A, @IX +OII	3	1	$(A) \leftarrow (AL) \lor ($	_	_	_	++R- ++R-	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \lor (IU)$ $(A) \leftarrow (AL) \land (TL)$	_	_	_	++R- ++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land (TL)$ $(A) \leftarrow (AL) \land d8$	_	_	_	++R- ++R-	64
AND A,#do AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	++R- ++R-	65
AND A, uii	J		(, , , (, , , , , , , , , , , , , , ,				++11	03

(Continued)

(Continued)

Mnemonic	1	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	1	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	++R-	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	++R-	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	(PC) ← (A)	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	-	Restore	30

Table 5 The Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

LH	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECW A	JMP @A	MOVW A,PC
1	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
2	ROLC A	CMP A	ADDC A	SUBC A	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A, T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
6	MOV A,@IX +d	CMP A,@IX +d	ADDC A,@IX +d	SUBC A,@IX +d	MOV @IX +d,A	XOR @A,IX +d	AND A,@IX +d	OR A,@IX +d	MOV @IX +d,#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX +d	MOVW @IX +d,A	MOVW IX,#d16	XCHW A,IX
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel
Α	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel
В	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel
С	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel
E	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel

■ MASK OPTIONS

No.	Part number	MB89131	MB89133A MB89135A	MB89P131 MB89P133A	
NO.	Specifying procedure	Specify when ordering masking	Specify when ordering masking	Specify when ordering masking	
1	Pull-up resistors • P00 to P07, P10 to P17, • P30 to P37, P40 to P43	Selectable by pin (P40 to P43 must be fixed to no pull- up resistor option when an A/D converter is used.)	Selectable by pin (P40 to P43 must be fixed to no pull- up resistor option when an A/D converter is used.)	Selectable by pin (P40 to P43 must be fixed to no pull- up resistor option when an A/D converter is used.)	
2	Power-on reset Power-on reset provided No power-on reset	Selectable	Selectable	Selectable	
3	Selection of oscillation stabilization time • The oscillation stabilization time initial value is selectable from 4 types given below. 0: Oscillation stabilization 2 ⁴ /FcH 1: Oscillation stabilization 2 ¹² /FcH 2: Oscillation stabilization 2 ¹⁶ /FcH 3: Oscillation stabilization 2 ¹⁸ /FcH	Selectable	Selectable	Selectable	
4	Reset pin output • Reset output enabled • Reset output disabled	Selectable	Selectable	Selectable	
5	Clock mode selection • Single-clock mode • Dual-clock mode	Selectable	Selectable	Selectable	
6	Selection of oscillation circuit type • Crystal or ceramic oscillation type • External clock input type	Selectable	Selectable	Not required*1	
7	Peripheral control clock output function*2 • Not used • Used	Selectable	Not required ^{*3}	Not required*3	

^{*1:} Both external clock and oscillation resonator can be used on the OTPROM product.

^{*2: &}quot;Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

^{*3:} The peripheral control clock output function can be used only by software.

■ MASK OPTIONS

No.	Part number	MB89P135A	MB89PV130A		
NO.	Specifying procedure	Set with EPROM programmer	Setting not possible		
1	Pull-up resistors • P00 to P07, P10 to P17, • P30 to P37, P40 to P43	Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option.)	All pins fixed to no pull-up resistor option		
2	Power-on reset Power-on reset provided No power-on reset	Selectable	Power-on reset provided		
3	Selection of oscillation stabilization wait time • The oscillation stabilization wait time initial value is selectable from 4 types given below. 0: Oscillation stabilization 2 ⁴ /FcH 1: Oscillation stabilization 2 ¹² /FcH 2: Oscillation stabilization 2 ¹⁶ /FcH 3: Oscillation stabilization 2 ¹⁸ /FcH	Selectable	Oscillation stabilization 2 ¹⁸ /Fсн		
4	Reset pin output Reset output enabled Reset output disabled	Selectable	Reset output enabled		
5	Selection of clock mode selection • Single-clock mode • Dual-clock mode	Selectable	Dual-clock mode		
6	Selection of oscillation circuit type • Crystal or ceramic oscillation type • External clock input type	Not required*1	Not required*1		
7	Peripheral control clock output function*2 • Not used • Used	Not required*3	Not required ^{*3}		

^{*1:} Both external clock and oscillation resonator can be used.

^{*2: &}quot;Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

^{*3:} The peripheral control clock output function can be used only by software.


■ MB89P131/P133A STANDARD OPTIONS


No.	Product option	MB89P131-101	MB89P133A-201		
1	Pull-up resistor	Not provided for any port	Not provided for any port		
2	Power-on reset	Provided	Provided		
3	Selection of oscillation stabilization time	2: Oscillation stabilization 2 ¹⁶ /FcH	2: Oscillation stabilization 2 ¹⁶ /Fсн		
4	Reset pin output	Enabled	Disabled		
5	Selection of clock mode	Dual-clock mode	Dual-clock mode		

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89131PFM MB89133APFM MB89135APFM MB89P131PFM-101 MB89P133APFM-201 MB89P135APFM	48-pin Plastic QFP (FPT-48P-M13)	
MB89PV130ACF-ES	48-pin Ceramic MQFP (MQP-48C-P01)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763

Fax: (044) 754-3763

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan